

Eclipse II Devices Errata

••••• Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM



This document identifies all known bugs for the Eclipse II family devices as of the date printed at the end of this document. Each issue is numbered, named and tracked individually. A severity level is also identified for each issue and is defined as:

- **Low**—A workaround exists and can be implemented in software
- **Medium**—A workaround exists and can be implemented in hardware
- **High**—No workaround exists at this time

For each issue, the affected device part numbers and silicon revision (if applicable) are identified. Also when applicable, workarounds for each issue are explained. Workarounds are fixes that can be implemented by the designer (designers can also contact QuickLogic for assistance). Resolutions for each issue are also identified, indicating when the issue will be fixed by QuickLogic (in a future revision of the device).

Issue #	Eclipse II.1																	
Title	Vded Pin Labeling																	
Severity	Medium																	
Affects	Eclipse II QL8325 and QL8250 device pinout tables in Rev A, B, D and E of the Eclipse II Family Datasheet. This document pertains only to Rev A, B, D, and E and previous versions of the datasheet; Rev C and F have the correct pin table information.																	
Problem Description	<p>In Rev E and previous versions of the Eclipse II Family Datasheet, the pins shown in Table 1 were labeled Vcc. They are actually Vded pins. Vded pins specify the input tolerance of the dedicated JTAG, CLOCK and IOCTRL pins, and the output drive of the JTAG pins.</p> <p style="text-align: center;">Table 1. Updated Pin Tables</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th><u>Device</u></th> <th><u>Package</u></th> <th><u>Mislabeled Pins</u></th> </tr> </thead> <tbody> <tr> <td rowspan="3">QL8250</td> <td>PQ208</td> <td>79, 184</td> </tr> <tr> <td>PT280</td> <td>H16, K1</td> </tr> <tr> <td>PS484</td> <td>E11, V12</td> </tr> <tr> <td rowspan="3">QL8325</td> <td>PQ208</td> <td>79, 184</td> </tr> <tr> <td>PT280</td> <td>H16, K1</td> </tr> <tr> <td>PS484</td> <td>E11, V12</td> </tr> </tbody> </table>	<u>Device</u>	<u>Package</u>	<u>Mislabeled Pins</u>	QL8250	PQ208	79, 184	PT280	H16, K1	PS484	E11, V12	QL8325	PQ208	79, 184	PT280	H16, K1	PS484	E11, V12
<u>Device</u>	<u>Package</u>	<u>Mislabeled Pins</u>																
QL8250	PQ208	79, 184																
	PT280	H16, K1																
	PS484	E11, V12																
QL8325	PQ208	79, 184																
	PT280	H16, K1																
	PS484	E11, V12																
Resolution	The previously mentioned pins are the voltage supply pins for the JTAG I/O inside Eclipse II devices. If Rev A, B, D or E of the datasheet was used for board layout, these pins may have been connected to Vcc (1.8 V). If JTAG and/or the PROM Loading feature are not used, it is acceptable to continue to connect these pins to Vcc (1.8 V). If JTAG and /or the PROM Loading feature are used and the JTAG pins are driven to 3.3 V, current will flow through the JTAG pin circuitry; the device will still be functional, but the overall lifetime of the device will be shortened.																	

Issue #	Eclipse II.2								
Title	ESD Pad Protection Specification								
Severity	N/A								
Affects	<p>Eclipse II devices with die revisions equal to or prior to the ones shown in Table 2.</p> <p style="text-align: center;">Table 2. Die Revision</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th data-bbox="727 527 808 552">Device</th> <th data-bbox="899 497 1052 552">Die Revision with Condition</th> </tr> </thead> <tbody> <tr> <td data-bbox="727 569 818 594">QL8150</td> <td data-bbox="971 569 987 594">B</td> </tr> <tr> <td data-bbox="727 596 818 621">QL8050</td> <td data-bbox="971 596 987 621">B</td> </tr> <tr> <td data-bbox="727 623 818 648">QL8025</td> <td data-bbox="971 623 987 648">B</td> </tr> </tbody> </table> <p>The die revision code locations are shown in Figures 1 and 2. QFP packages are marked on the top or bottom and BGA packages are marked on the top.</p> <p style="text-align: center;">Figure 1. Location on Package Marking for Die Revision</p> <div style="display: flex; justify-content: space-around;"> <div data-bbox="548 785 794 1031"> </div> <div data-bbox="967 774 1349 1094"> </div> </div> <p style="text-align: center;">Figure 2. Alternative Location on Package Marking for Die Revision</p> <div style="display: flex; justify-content: space-around;"> <div data-bbox="553 1157 802 1402"> </div> <div data-bbox="967 1157 1349 1476"> </div> </div>	Device	Die Revision with Condition	QL8150	B	QL8050	B	QL8025	B
Device	Die Revision with Condition								
QL8150	B								
QL8050	B								
QL8025	B								
Problem Description	<p>The ESD sensitivity level for all devices with the die revisions shown in Table 2 is JEDEC Class IC. The ESD sensitivity level for all devices with die revision shown in Table 3 is 750 V JEDEC.</p> <p style="text-align: center;">Table 3. Die Revision</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th data-bbox="727 1640 808 1665">Device</th> <th data-bbox="899 1610 1052 1665">Die Revision with Condition</th> </tr> </thead> <tbody> <tr> <td data-bbox="727 1682 818 1707">QL8325</td> <td data-bbox="971 1682 987 1707">G</td> </tr> <tr> <td data-bbox="727 1709 818 1734">QL8250</td> <td data-bbox="971 1709 987 1734">G</td> </tr> </tbody> </table>	Device	Die Revision with Condition	QL8325	G	QL8250	G		
Device	Die Revision with Condition								
QL8325	G								
QL8250	G								
Resolution	N/A								

Issue #	Eclipse II.3								
Title	SYNCRAM								
Severity	Medium								
Affects	<p>Eclipse II devices with die revisions equal to or prior to the ones shown in Table 4.</p> <p style="text-align: center;">Table 4. Die Revision</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;"><u>Device</u></th> <th style="text-align: center;"><u>Die Revision with Condition</u></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">QL8150</td> <td style="text-align: center;">B</td> </tr> <tr> <td style="text-align: center;">QL8050</td> <td style="text-align: center;">B</td> </tr> <tr> <td style="text-align: center;">QL8025</td> <td style="text-align: center;">B</td> </tr> </tbody> </table> <p>The die revision code locations are shown in Figure 3. QFP packages are marked on the underside and BGA packages are marked on the bottom.</p> <p style="text-align: center;">Figure 3. Location on Package Marking for Die Revision</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;">  <p>Die Revision Letter</p> </div> <div style="text-align: center;">  <p>QFP Package</p> </div> </div>	<u>Device</u>	<u>Die Revision with Condition</u>	QL8150	B	QL8050	B	QL8025	B
<u>Device</u>	<u>Die Revision with Condition</u>								
QL8150	B								
QL8050	B								
QL8025	B								
Problem Description	<p>The Embedded SRAM blocks in all Eclipse II devices with die revisions less than or equal to the ones listed in Table 4 have the following issues:</p> <ul style="list-style-type: none"> • The WCLK and RCLK inputs to the RAM must be clocked with the same clock signal, OR, • If the WCLK and RCLK inputs to the RAM are clocked with separate clock signals, the design must not have the RE and WE signals active at the same time (i.e., reading and writing the RAM at the same time), OR, • If the ASYNC Read mode is selected for the RAM, the Read Address cannot toggle within 1 ns of the rising edge of the WCLK input and the WE signal being active. 								
Resolution	Fixed in Die Revision F (and later).								

Please contact our support team at www.quicklogic.com/support if you have further questions.

Revision History

Revision	Date	Originator and Comments
Rev. A	January 2005	Brian Faith, Mehul Kochar, and Kathleen Murchek Combined all existing Eclipse II errata into one document. Includes conversion from MS Word to FrameMaker format.
Rev. B	October 2008	Kathleen Murchek Updated Contact and Copyright info. Added Disclaimer.

Contact Information

Phone: (408) 990-4000 (US)
 (905) 940-4149 (Canada)
 +(44) 1932-57-9011 (Europe)
 +(852) 2567-5441 (Asia)

E-mail: info@quicklogic.com

Sales: America-sales@quicklogic.com
Europe-sales@quicklogic.com
Asia-sales@quicklogic.com
Japan-sales@quicklogic.com

Support: www.quicklogic.com/support

Internet: www.quicklogic.com

Notice of Disclaimer

QuickLogic is providing this design, product or intellectual property "as is." By providing the design, product or intellectual property as one possible implementation of your desired system-level feature, application, or standard, QuickLogic makes no representation that this implementation is free from any claims of infringement and any implied warranties of merchantability or fitness for a particular purpose. You are responsible for obtaining any rights you may require for your system implementation. QuickLogic shall not be liable for any damages arising out of or in connection with the use of the design, product or intellectual property including liability for lost profit, business interruption, or any other damages whatsoever. QuickLogic products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use QuickLogic products in these types of equipment or applications.

QuickLogic does not assume any liability for errors which may appear in this document. However, QuickLogic attempts to notify customers of such errors. QuickLogic retains the right to make changes to either the documentation, specification, or product without notice. Verify with QuickLogic that you have the latest specifications before finalizing a product design.

Copyright and Trademark Information

Copyright © 2008 QuickLogic Corporation. All Rights Reserved.

The information contained in this document is protected by copyright. All rights are reserved by QuickLogic Corporation. QuickLogic Corporation reserves the right to modify this document without any obligation to notify any person or entity of such revision. Copying, duplicating, selling, or otherwise distributing any part of this product without the prior written consent of an authorized representative of QuickLogic is prohibited.

QuickLogic is a registered trademark, and Eclipse II and the QuickLogic logo are trademarks of QuickLogic.